Need help with CSI2Rx?
Click the “chat” button below for chat support from the developer who created it, or find similar developers for support.

About the developer

daveshah1
242 Stars 76 Forks MIT License 34 Commits 2 Opened issues

Description

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

Services available

!
?

Need anything else?

Contributors list

No Data

MIPI CSI-2 IP Cores

The vhdl_rx folder contains a tried-and-tested high performance CSI-2 receiver core in VHDL. This can handle 4k video at over 30fps (most likely 60fps with a suitable camera module). This has been tested with the OV13850 camera module with a Xilinx Kintex-7 FPGA. It is currently limited to a 4-lane and 10bpp without modification, other parameters such as timing can be modified at compile time. Also in this folder are an example project and some miscellaneous VHDL support IP such as an AXI-4 framebuffer controller.

The verilog_cores contains work-in-progress CSI-2 transmit and receive cores in Verilog. These are designed to be more flexible and run on a variety of platforms. The first target will be 640x480 video using a Raspberry Pi camera with an iCE40 FPGA.

All cores are licensed under the MIT License, see LICENSE for details.

We use cookies. If you continue to browse the site, you agree to the use of cookies. For more information on our use of cookies please see our Privacy Policy.