by bespoke-silicon-group

bespoke-silicon-group / basejump_stl

BaseJump STL: A Standard Template Library for SystemVerilog

156 Stars 37 Forks Last release: Not found Other 1.3K Commits 1 Releases

Available items

No Items, yet!

The developer of this repository has not created any items for sale yet. Need a bug fixed? Help with integration? A different license? Create a request here:

BaseJump Standard Template Library (STL) Repository

This library is a comprehensive hardware library for SystemVerilog that seeks to contain all of the commonly used HW primitives.

See this paper docs/BaseJumpSTLDAC2018Camera_Ready.pdf which describes the design and usage.

To use BaseJump STL, you currently need to specify bsgmisc/bsgdefines.v as a pre include file for your simulation or simulation toolsuite.

It defines a bunch of macros that are used across BaseJump STL.


  • bsg_misc

Small, miscellaneous building blocks, like counters, reset timers, gray to binary coders, etc.

  • bsg_async

This is for asynchronous building blocks, like the bsgasyncfifo, synchronizers, and credit counters.

  • bsg_fsb

Bsg front side bus modules; also murn interfacing code.

  • bsg_link

Unidirectional off-chip high-speed source synchronous communication interface. (also used as FPGA bridge).

  • bsg_dataflow

For standalone modules involved in data plumbing. E.g. two-element fifos, fifo-to-fifo transfer engines, sbox units, compareandswap, and array pack/unpack.

  • bsg_test

Data, clock, and reset generator for test benches.

  • testing

Mirrors the other directories, with tests.

  • hard

Mirrors other directories, contains replacement files for specific process technologies.


Email: [email protected]

We use cookies. If you continue to browse the site, you agree to the use of cookies. For more information on our use of cookies please see our Privacy Policy.