Need help with basejump_stl?
Click the “chat” button below for chat support from the developer who created it, or find similar developers for support.

About the developer

bespoke-silicon-group
178 Stars 43 Forks Other 1.3K Commits 112 Opened issues

Description

BaseJump STL: A Standard Template Library for SystemVerilog

Services available

!
?

Need anything else?

Contributors list

BaseJump Standard Template Library (STL) Repository

This library is a comprehensive hardware library for SystemVerilog that seeks to contain all of the commonly used HW primitives.

See this paper docs/BaseJumpSTLDAC2018Camera_Ready.pdf which describes the design and usage.

Contents

  • bsg_misc

Small, miscellaneous building blocks, like counters, reset timers, gray to binary coders, etc.

  • bsg_async

This is for asynchronous building blocks, like the bsgasyncfifo, synchronizers, and credit counters.

  • bsg_fsb

Bsg front side bus modules; also murn interfacing code.

  • bsg_link

Unidirectional off-chip high-speed source synchronous communication interface. (also used as FPGA bridge).

  • bsg_dataflow

For standalone modules involved in data plumbing. E.g. two-element fifos, fifo-to-fifo transfer engines, sbox units, compareandswap, and array pack/unpack.

  • bsg_test

Data, clock, and reset generator for test benches.

  • testing

Mirrors the other directories, with tests.

  • hard

Mirrors other directories, contains replacement files for specific process technologies.

Contact

Email: [email protected]

We use cookies. If you continue to browse the site, you agree to the use of cookies. For more information on our use of cookies please see our Privacy Policy.